verilog中串并转换

verilog并串转换和串并转换问题 always@(posedge pclk,posedge reset) begin if(reset)begin p;end else begin p;end end always@(posedge s...